## A study of the threshold voltage in pentacene organic field-effect transistors

R. Schroeder,<sup>a)</sup> L. A. Majewski, and M. Grell

Department of Physics & Astronomy, University of Sheffield, Hounsfield Road, Sheffield, S3 7RH, United Kingdom

(Received 30 May 2003; accepted 19 August 2003)

The threshold voltage and carrier mobilities were characterized in pentacene-based organic field-effect transistors with gold top-contact electrodes for different thickness of the pentacene film. The thickness of the semiconductor layer influences the values of the threshold voltage and, to a lesser extent, the saturation current. In this letter, we show that the thickness-dependent part of the threshold voltage results from the presence of an injection barrier at the gold–pentacene contact. We also show how the ratio between the gate insulator thickness and the semiconductor layer thickness alter the value for the saturation current, and therefore produces values for the field-effect mobility that are too low. © 2003 American Institute of Physics. [DOI: 10.1063/1.1618946]

Organic field-effect transistors (OFETs) have received a lot of attention during recent years.<sup>1-6</sup> Due to the performance levels achieved, they now stand at the point of commercialization,<sup>7-9</sup> just as their organic light-emitting device (OLED) brethren a few years ago. Production techniques have been refined, integrated circuits<sup>10,11</sup> have been realized, even using the now well-renowned technique of ink-jet printing,<sup>12,13</sup> which will have a strong contribution towards lowering production prices for organic circuitry. However, not all the device parameters of OFETs are completely explained, although efforts have been taken to describe them properly; for example, for the parameters that influence the threshold voltage<sup>6,14</sup> or the charge distribution and accumulation in the channel.<sup>15,16</sup> Much research effort has been put forward to meet the challenges involved in describing OFETs properly, and the theory and experimental works have advanced quickly.

An OFET device structure that is commonly used (see Fig. 1) is the so-called bottom-gate, top-contact architecture, sometimes also named staggered geometry. This geometry provides larger contact areas than the bottom-gate, bottom-contact architecture and has been shown to result in better device performance.<sup>17</sup>

In this letter, we present experimental results of pentacene OFETs with gold top contacts with different semiconductor film thicknesses, and we study the thickness effects on the threshold voltage and the channel saturation current. Pentacene/gold is a frequently investigated system in the OFET literature<sup>7,9,18</sup> because of the high hole mobility in pentacene and the high work function of gold. However, an injection barrier of 0.85 eV has recently been found at the gold–pentacene interface, which is higher than expected.<sup>19,20</sup> In another work, it has been observed that the barrier height depends on the deposition sequence, with gold on pentacene yielding up to 1 eV for the injection barrier at the interface.<sup>21</sup> While these references do not completely agree with each other, they do document that a barrier in the range of 0.8 to 1.0 eV exists.

Here, OFETs were built on glass/ITO substrates, where ITO acted as gate electrode. Poly (vinyl alcohol) (PVA), purchased from Aldrich, was spun-cast on top of the ITO as a 120-nm-thick gate dielectric from aqueous solution. Its dielectric constant was measured to be  $\epsilon$ =5.1, in good agreement with literature values. Pentacene, also obtained from Aldrich, was thermally evaporated as-is onto the gate dielectric. The deposition speed on the crystal-thickness monitor was 8 Å/s, with a total thickness deposited of 700 nm. Different pentacene thicknesses were obtained by placing the substrates at different positions in the evaporation bloom. The thickness of the pentacene layers was subsequently determined through measurements with a Dektak surface profiler. It was also determined that the roughness of the pentacene film was at the vertical resolution limit of the Dektak surface profiler: 5 nm or less. With the thickness, the deposition rate can be estimated for each device, ranging from less than 0.1 Å/s for the thinnest pentacene layer, to between 4 and 10 Å/s for films between 350 and 930 nm in thickness. It has previously been shown that a deposition rate of 3 to 6 Å/s leads to an optimum mobility with small to negligible variations compared to the experimental error.<sup>22</sup> In a final



FIG. 1. Top: Chemical structure of the gate dielectric, PVA, and the active semiconductor material, pentacene. Bottom: Device geometry used for the OFET devices.

0003-6951/2003/83(15)/3201/3/\$20.00

<sup>&</sup>lt;sup>a)</sup>Electronic mail: r.schroeder@shef.ac.uk



FIG. 2. Transfer characteristic of six OFET devices with different pentacene thicknesses. The gate dielectric was always 120 nm thick. The ordinate shows the square root of the current between the source and drain electrode, the abscissa shows the gate voltage. From bottom left to top right: stars—930 nm pentacene, 60  $\mu$ m channel length; triangles—700 nm pentacene, 40  $\mu$ m channel length; circles—500 nm pentacene, 60  $\mu$ m channel length; squares—400 nm pentacene, 40  $\mu$ m channel length; cross—355 nm pentacene, 25  $\mu$ m channel length; plus—30 nm pentacene, 25  $\mu$ m channel length.

step, gold was thermally evaporated on top of the pentacene layer using shadow masks giving transistors with 25, 40, and 60  $\mu$ m channel length. The speed of deposition for gold was 0.5 Å/s. The final device can be seen in Fig. 1. Output and transfer characteristics were measured with two source/measure units under vacuum.

Figure 2 shows the transfer characteristic of six different OFET devices, featuring different pentacene film thickness. For the sweeps, the drain voltage was held constant at -7 V to keep the devices in saturation. The curves were measured reproducibly; thus, we did not see any gate dielectric stress effects during the measurements. It is immediately apparent that the threshold voltage at which the transistor is switched on is strongly dependent on the pentacene film thickness. The values of the film thickness, threshold voltage, and mobility are summarized in Table I. The thickness dependence of the threshold voltage shall be the first subject of discussion in this letter.

It is well known that whenever the work function of the metal does not coincide with the valence band (or highest occupied molecular orbital) for *p*-channel devices, or with the conduction band (or lowest unoccupied molecular orbital) for *n*-channel devices, an injection barrier with non-ohmic electrical behavior is formed at the metal–semiconductor interface.<sup>16,23,24</sup> This has so far been considered mainly for OLEDs, where a transition between injection-limited electrical behavior at low fields ( $E < E_{\rm crit}$ ) and transport-limited electrical behavior at high fields ( $E > E_{\rm crit}$ ) may be observed.<sup>25</sup> However, the source-gate contact in the gold–pentacene system displays an injection barrier, as well, and the injection of charges will also be described by the Fowler–Nordheim (FN) equation<sup>26</sup>

$$j_{\rm FN} \propto E^2 \exp\left(-\frac{4\sqrt{2qm^*}}{3\hbar}\frac{\phi_B^{1.5}}{E}\right),\tag{1}$$

wherein:  $j_{\text{FN}}$  is the current density, q is the elementary charge,  $m^*$  is the effective mass of a carrier,  $\phi_B$  is the barrier height, and E is the electric field. For a given barrier height

TABLE I. Summary of the values for the threshold voltage and for the mobility for several devices with different pentacene thicknesses. The columns from left to right:  $t_s$  is the semiconductor thickness,  $V_T$  is the threshold voltage, L is the channel length, and the last two columns contains the mobilities as calculated with Eq. (3) as well as corrected with Eq. (5).

| <i>t</i> <sub>s</sub><br>[nm] | $V_T$ [V] | <i>L</i><br>[μm] | $\mu_{\text{apparent}}$<br>[cm <sup>2</sup> (V s) <sup>-1</sup> ] | $\mu_{actual}$<br>[cm <sup>2</sup> (V s) <sup>-1</sup> ] |
|-------------------------------|-----------|------------------|---|--|
| 30                            | -0.67     | 25               | 0.900   | 1.13   |
| 325                           | -1.34     | 25               | 0.263   | 0.97   |
| 400                           | -1.66     | 40               | 0.239   | 1.03   |
| 500                           | -2.01     | 60               | 0.160   | 0.82   |
| 700                           | -2.27     | 40               | 0.154   | 1.05   |
| 930                           | -2.69     | 60               | 0.041   | 0.36   |

and source electrode area, the electrical field at the source– semiconductor interface has to exceed a critical value  $E_{\rm crit}$ for the OFET to exhibit saturated field-effect drain current rather than injection–limited current. This will lead to a thickness-dependent injection-barrier contribution  $V_{T,\rm inj}(t)$ to the threshold voltage:

$$V_T(t) = V_T(\Omega) + V_{T,\text{inj}}(t) = V_T(\Omega) + E_{\text{crit}}\epsilon_s t, \qquad (2)$$

where  $V_T(t)$  is the overall threshold voltage,  $V_T(\Omega)$  is the threshold voltage that would remain even for ohmic source–semiconductor contact,  $t=t_i+t_s$  is the combined thickness of semiconductor and insulator (here,  $t_i=120 \text{ nm}=\text{constant}$ ),  $\epsilon_s$  is the semiconductor dielectric constant, and  $E_{\text{crit}}$  the critical field.

Figure 3 displays the threshold voltages extracted from Fig. 2 plotted against thickness t. We find an approximately linear relationship between  $V_T$  and t as predicted by Eq. (2), which confirms that the increased threshold voltage for thicker semiconductor films results from an injection barrier at the gold-pentacene interface. From the fitted line, we find  $V_T(\Omega) = -0.4$  V; indeed, most p-type OFETs exhibit slightly negative threshold voltages. From the slope of the fit, we find  $E_{\text{crit}} \epsilon_s \approx 2.3$  MV/m.

The experimentally obtained curves shown in Fig. 2 were fitted with Eq. (3), and the mobilities of the pentacene transistors were subsequently calculated from the slope:

$$\sqrt{I_{D,\text{sat}}} = \sqrt{\frac{W}{2L}} \frac{\mu \epsilon_0 \epsilon_i}{t_i} (V_G - V_T)$$
(3)

This equation, where  $t_i$  is the thickness of the dielectric, L is the channel length, W is the channel width, and  $\epsilon_0 \epsilon_i$  is the vacuum permittivity times the insulator dielectric constant, lead to the values in the second to right column in Table I. It can be seen immediately that the mobility is far from constant. While there are different factors contributing to this variation, one of them is most likely due to the fact that the conduction path from the source electrode to the channel is undoped in pentacene, and therefore resistivity can be comparable to that of the insulator. Thus, when we consider the surface charge density  $Q_A$  in the accumulation layer:

$$\frac{Q_A}{C_i} = V_i = \epsilon_i E_i t_i, \qquad (4)$$

where  $V_i$  is the effective voltage at the insulator surface and  $C_i$  is the insulator capacitance per area, we find that  $Q_A$ 



FIG. 3. Linear fit of the threshold voltage versus the thickness of the pentacene layer with Eq. (2). The vertical line indicates the thickness of the gate dielectric of 120 nm, which corresponds to a  $V_T(120 \text{ nm}) = -0.67 \text{ V}$ , or a transistor with an infinitely thin layer of pentacene.

depends on the capacitance of the insulator, its thickness, and the field through the insulator. This electric field, however, is described as  $E_i = V_G / \epsilon_i [(R_s / R_i) t_s + t_i]$ , as the gate voltage drops over both the semiconductor layer (perpendicular to the accumulation layer) and the insulator layer. The factor  $R_s/R_i$  weighs the influence of the semiconductor layer according to the relative resistances of the two layers. The fact that the charges have to be transported between the source contact and the channel is the main disadvantage of the staggered device geometry. This is one of the major reasons that dielectrics in OFETs are made to be thicker by usually an order of magnitude than the semiconductor layer. The effect described here, as a matter of fact, is quite known in inorganic FET technologies, in which buried channel devices are known to exhibit less doped accumulation layers.<sup>27</sup> Assuming  $R_s \approx R_i$ ; the saturation current, which is directly proportional to the charges in the accumulation layer, depends on the thickness as follows:

$$I_{D,\text{sat}} \propto Q_A \propto \frac{t_i}{t_s + t_i}.$$
(5)

Thus, the saturation current for a given mobility is smaller than expected when using Eq. (3). The mobility values need to be corrected by the inverse of the right-hand side of Eq. (5).

It should be mentioned here that it is highly unlikely that the resistance of the semiconductor is exactly equal to the resistance of the insulator. It is therefore quite conceivable that other factors, such as the slightly different deposition rates, play a role in influencing the mobilities as well. However, just using the factor, we obtain the mobility values in the rightmost column of Table I, which are all within 10% margin, showing very good agreement given normal device fabrication fluctuations. Still, the different deposition rates have influenced the mobilities as well, as shown most prominently with the thickest transistor, exhibiting a mobility lowered by a factor of two. It was controlled to be between 3 and 7 Å/s for all OFETs (as evidenced by a thickness monitor), except for the thickest and the thinnest device. Other channel lengths for the thickest device resulted in comparable mobilities; therefore this explanation seems feasible.

In conclusion, we present a detailed study of the effect of a source-semiconductor injection barrier for the staggered OFET configuration, which was carried out via variation of the semiconductor film thickness. The presence of an injection barrier leads to an increase in the threshold voltage. The increase scales linearly with the thickness of the semiconductor film, which confirms that it corresponds to a transition from injection limited to transport limited behavior. We also show that in the staggered geometry, the saturation currents are influenced for devices with insulating layers thin compared to the semiconductor layer.

The authors wish to thank the EPSRC for support under research grants GR/R88328/01 and GR/S02303/01.

- <sup>1</sup>C. D. Dimitrakopoulos and D. J. Mascaro, IBM J. Res. Dev. 45, 11 (2001).
- $^2$  W. Li, H. E. Katz, A. J. Lovinger, and J. G. Laquindanum, Chem. Mater. **11**, 458 (1999).
- <sup>3</sup>S. Scheinert, G. Paasch, M. Schrödner, H.-K. Roth, S. Sensfuß, and Th. Doll, J. Appl. Phys. **92**, 330 (2002).
- <sup>4</sup>M. D. Austin and S. Y. Chou, Appl. Phys. Lett. 81, 4431 (2002).
- <sup>5</sup>J. Fraxedas, Adv. Mater. (Weinheim, Ger.) **14**, 1603 (2002).
- <sup>6</sup>A. Salleo, M. L. Chabinyc, M. S. Yang, and R. A. Street, Appl. Phys. Lett. 81, 4383 (2002).
- <sup>7</sup>H. Klauk, G. Schmid, W. Radlik, W. Weber, L. Zhou, C. D. Sheraw, J. A. Nichols, and T. N. Jackson, Solid-State Electron. **47**, 297 (2002).
- <sup>8</sup>M. Matters, D. M. de Leeuw, M. J. C. M. Vissenberg, C. M. Hart, P. T. Herwig, T. Geuns, C. M. J. Mutsaers, and C. J. Drury, Opt. Mater. (Amsterdam, Neth.) **12**, 189 (1999).
- <sup>9</sup>H. Klauk, M. Halik, U. Zschieschang, G. Schmid, W. Radlik, and W. Weber, J. Appl. Phys. **92**, 5259 (2002).
- <sup>10</sup> H. E. A. Huitema, G. H. Gelinck, J. B. P. H. Van der Putten, K. E. Kuijk, K. M. Hart, E. Cantatore, and D. M. De Leeuw, Adv. Mater. (Weinheim, Ger.) **14**, 1201 (2002).
- <sup>11</sup> W. Fix, A. Ullmann, J. Ficker, and W. Clemens, Appl. Phys. Lett. 81, 1735 (2002).
- <sup>12</sup> H. Sirringhaus, T. Kawase, R. H. Friend, T. Shimoda, M. Inbasekaran, W. Wu, and E. P. Woo, Science **290**, 2123 (2000).
- <sup>13</sup>T. Kawase, H. Sirringhaus, R. H. Friend, and T. Shimoda, Adv. Mater. (Weinheim, Ger.) **13**, 1601 (2001).
- <sup>14</sup>D. Knipp, R. A. Street, A. Völkel, and J. Ho, J. Appl. Phys. **93**, 347 (2003).
- <sup>15</sup>L. Bürgi, R. H. Friend, and H. Sirringhaus, Appl. Phys. Lett. 82, 1482 (2003).
- <sup>16</sup>K. Seshadri and C. D. Frisbie, Appl. Phys. Lett. 78, 993 (2001).
- <sup>17</sup>R. A. Street and A. Salleo, Appl. Phys. Lett. 81, 2887 (2002).
- <sup>18</sup> See, for example, Y. Iino, Y. Inoue, Y. Fujisaki, H. Fujikake, H. Sato, M. Kawakita, S. Tokito, and H. Kikuchi, Jpn. J. Appl. Phys. **42**, 299 (2003); Y.-M. Kim, S.-W. Pyo, J.-S. Kim, J.-H. Shim, C.-H. Suh, and Y.-K. Kim, Opt. Mater. (Amsterdam, Neth.) **21**, 425 (2002).
- <sup>19</sup>N. Koch, J. Ghijsen, A. Elschner, R. L. Johnson, J.-J. Pireaux, J. Schwartz, and A. Kahn, Appl. Phys. Lett. 82, 70 (2003).
- <sup>20</sup>N. Koch, A. Elschner, J. Schwartz, and A. Kahn, Appl. Phys. Lett. 82, 2281 (2003).
- <sup>21</sup>N. J. Watkins, L. Yan, and Y. Gao, Appl. Phys. Lett. 80, 4384 (2002).
- <sup>22</sup> See, for example, M. H. Choo, J. H. Kim, and S. Im, Appl. Phys. Lett. 81, 4640 (2002).
- <sup>23</sup> S. M. Sze, *Physics of Semiconductor Devices* (Wiley, Hoboken, New Jersey, 1981), Chap. 8, p. 431ff.
- <sup>24</sup>T. Li, J. W. Balk, P. P. Ruden, I. H. Campbell, and D. L. Smith, J. Appl. Phys. **91**, 4312 (2002).
- <sup>25</sup>U. Wolf, S. Barth, and H. Bässler, Appl. Phys. Lett. 75, 2035 (1999).
- <sup>26</sup>R. H. Fowler and L. Nordheim, Proc. R. Soc. London, Ser. A **119**, 683 (1928).
- <sup>27</sup>J. A. Misewich and A. G. Schrott, Appl. Phys. Lett. **76**, 3632 (2000).